11-09-00 A

jc551 U.S. PTO 11/07/00

Please type a plus sign (+) inside this box → +

PTO/SB/05 (09-00)
Approved for use through 10/31/2002. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	42390.P10200
First Inventor or Application Identifier	Nagasubramanian Gurumoorthy
Title	PROCESSING SYSTEM DIAGNOSTICS
Express Mail Label No.	EM014066934US

jc929 U.S. PTO 09/708205 11/07/00

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. ☒ Fee Transmittal Form *(e.g. PTO/SB/17)*
(Submit an original, and a duplicate for fee processing)
2. ☐ Applicant claims small entity status. See 37 CFR 1.27.
3. ☒ Specification *Total Pages* 19
(preferred arrangement set forth below)
- Descriptive title of the Invention
- Cross References to Related Applications
- Statement Regarding Fed sponsored R & D
- Reference to sequence listing, a table, or a computer program listing appendix
- Background of the Invention
- Brief Summary of the Invention
- Brief Description of the Drawings (if filed)
- Detailed Description
- Claim(s)
- Abstract of the Disclosure

4. ☒ Drawing(s) *(35 U.S.C. 113)* *Total Sheets* 3
5. Oath or Declaration *Total Pages*
   a. ☐ Newly executed (original copy)
   b. ☐ Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional with Box 16 complete)*
      i. ☐ DELETION OF INVENTOR(S) Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
6. ☐ Application Data Sheet. See 37 CFR 1.76.
7. ☐ CD-ROM or CD-R in duplicate, large table or Computer Program *(Appendix)*
8. Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all necessary)*
   a. ☐ Computer Readable Form (CFR)
   b. ☐ Specification Sequence Listing on:
      i. ☐ CD-ROM or CD-R (2 copies); or
      ii. ☐ Paper
   c. ☐ Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

9. ☐ Assignment Papers (cover sheet & document(s))
10. ☐ 37 CFR 3.73(b) Statement ☐ Power of Attorney *(when there is an assignee)*
11. ☐ English Translation Document *(if applicable)*
12. ☐ Information Disclosure Statement (IDS)/PTO - 1449 ☐ Copies of IDS Citations
13. ☐ Preliminary Amendment
14. ☒ Return Receipt Postcard (MPEP 503) *(Should be specifically itemized)*
15. ☐ Certified Copy of Priority Document(s) *(if foreign priority is claimed)*
16. ☒ Other formal drawings submittal. . . . . .

17. **If a CONTINUING APPLICATION**, *check appropriate box, and supply the requisite information below and in a preliminary amendment:*
☐ Continuation ☐ Divisional ☐ Continuation-in-part (CIP) of prior application No: _____/_____
Prior application Information: Examiner _____ *Group/Art Unit:* _____
For CONTINUATION or DIVISIONAL APPS only: The entire disclosure of the prior application, from which an oath or declaration is supplied under Box 4b, is considered a part of the disclosure of the accompanying continuation or divisional application and is hereby incorporated by reference. The incorporation can only be relied upon when a portion has been inadvertently omitted from the submitted application parts.

17. CORRESPONDENCE ADDRESS

☐ Customer Number or Bar Code Label *(Insert Customer No. or Attach bare code label here)* or ☒ Correspondence address below

Name	BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP				
Address	12400 Wilshire Boulevard, Seventh Floor				
City	Los Angeles	State	California	Zip Code	90025
Country	U.S.A.	Telephone	(310) 207-3800	Fax	(310) 820-5988

Name (Print/Type)	Eric S. Hyman, Reg. No. 30,139		
Signature		Date	11/7/2000

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.

PTO/SB/17 (09-00)
Approved for use through 10/31/2002. OMB 0651-0032
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE
Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

FEE TRANSMITTAL for FY 2001

Patent fees are subject to annual revision.

TOTAL AMOUNT OF PAYMENT ($) 952.00

Complete if Known	
Application Number	
Filing Date	
First Named Inventor	Nagasubramanian Gurumoorthy, et
Examiner Name	
Group Art Unit	
Attorney Docket Number	42390.P10200

METHOD OF PAYMENT (check one)

1. ☒ The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:

Deposit Account Number: 02-2666

Deposit Account Name: Blakely, Sokoloff, Taylor & Zafman LLP

☒ Charge Any Additional Fee Required Under 37CFR 1.18 and 1.17

☐ Applicant claims *small entity* status. See 37 CFR 1.27

2. ☒ Payment Enclosed:

☒ Check ☐ Money Order ☐ Other

FEE CALCULATION

1. FILING FEE

Large Entity Fee Code	Large Entity Fee ($)	Small Entity Fee Code	Small Entity Fee ($)	Fee Description	Fee Paid
101	710	201	355	Utility filing fee	$710
106	320	206	160	Design filing fee	
107	490	207	245	Plant filing fee	
108	710	208	355	Reissue filing fee	
114	150	214	75	Provisional filing fee	
				SUBTOTAL (1)	($) 710.00

2. EXTRA CLAIM FEES

			Extra Claims		Fee from below		Fee Paid
Total Claims	29	-20** =	9	X	$18.00	=	162.00
Independent Claims	4	-3** =	1	X	$80.00	=	80.00
Multiple Dependent						=	

Large Entity Fee Code	Large Entity Fee ($)	Small Entity Fee Code	Small Entity Fee ($)	Fee Description
103	18	203	9	Claims in excess of 20
102	80	202	40	Independent claims in excess of 3
104	270	204	135	Multiple Dependent claim
109	80	209	40	**Reissue independent claims over original patent
110	18	210	9	**Reissue claims in excess of 20 and over original patent
				SUBTOTAL (2) ($) 242.00

***or number of previously paid, if greater; For Reissues, see above*

FEE CALCULATION (continued)

3. ADDITIONAL FEE

Large Entity Fee Code	Large Entity Fee ($)	Small Entity Fee Code	Small Entity Fee ($)	Fee Description	Fee Paid
105	130	205	65	Surcharge - late filing fee or oath	
127	50	227	25	Surcharge - late provisional filing fee or cover sheet.	
139	130	139	130	Non-English specification	
147	2,520	147	2,520	For filing a request for *ex parte* reexamination	
112	920*	112	920*	Requesting publication of SIR prior to Examiner action	
113	1,840*	113	1,840*	Requesting publication of SIR after Examiner action	
115	110	215	55	Extension for response within first month	
116	390	216	195	Extension for response within second month	
117	890	217	445	Extension for response within third month	
118	1,390	218	695	Extension for response within fourth month	
128	1,890	228	945	Extension for response within fifth month	
119	310	219	155	Notice of Appeal	
120	310	220	155	Filing a brief in support of an appeal	
121	270	221	135	Request for oral hearing	
138	1,510	138	1,510	Petition to institute a public use proceeding	
140	110	240	55	Petition to revive - unavoidably	
141	1,240	241	620	Petition to revive - unintentionally	
142	1,240	242	620	Utility issue fee (or reissue)	
143	440	243	220	Design issue fee	
144	600	244	300	Plant issue fee	
122	130	122	130	Petitions to the Commissioner	
123	50	123	50	Petitions related to provisional applications	
126	240	126	240	Submission of Information Disclosure Stmt	
581	40	581	40	Recording each patent assignment per property (times number of properties)	
146	710	246	355	Filing a submission after final rejection (37 CFR 1.129(a))	
149	710	249	355	For each additional invention to be examined (37 CFR 1.129(b))	
179	710	279	355	Request for Continued Examination (RCE)	
169	900	169	900	Request for expedited examination of a design application	

Other fee (specify) _____

*Reduced by Basic Filing Fee Paid **SUBTOTAL (3)** ($)

SUBMITTED BY				Complete (if applicable)	
Typed or Printed Name	Eric S. Hyman, Reg. No. 30,139			Reg. Number	
Signature		Date	11/2002	Deposit Account User ID	02-2666

Attorney Docket No. 042390.P10200

United States Patent Application
in the Name of

Nagasubramanian Gurumoorthy

Raul Yanez

Mark J. Sullivan

and

Javier A. Galindo

for

PROCESSING SYSTEM DIAGNOSTICS

Prepared by:

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN
12400 Wilshire Boulevard, 7th Floor
Los Angeles, California 90025
(310) 207-3800

BACKGROUND

1. Field:

Systems and method described herein relate to diagnostics in a processing system. In particular, these systems and method relate to the use of software for performing diagnostic procedures.

2. Background Information:

Software tools for performing diagnostic procedures enable diagnostic tests on one or more elements of a processing system. Such elements of a processing system to be diagnosed may include hardware subsystems such as, for example, memory devices, communication circuitry and data busses. Diagnostic tools may also be used to performing tests of software subsystems. Application programs may typically initiate diagnostic procedures through the diagnostic tools.

Software diagnostic tools are typically hosted on an operating system which resides on a target processing system to be tested. In a desktop or mobile computing environment, for example, software diagnostic tools may be hosted on an operating systems such as versions of Windows™ sold by Microsoft Corporation. One set of software diagnostic tools may typically be developed for several processing systems hosting the same operating system.

With the use of multiple types of operating systems in, for example, embedded and real-time computing platforms, hosting similar diagnostic software tools on each of several operating systems typically involves the use of a different set of diagnostic tools for each operating system. Accordingly, performing similar diagnostic tests on multiple systems with different operating systems typically involves developing a set of diagnostic tools for each operating system. There is a need to reduce the cost and complexity associated with providing diagnostic tools for processing systems hosting different operating systems.

BRIEF DESCRIPTION OF THE FIGURES

Non-limiting and non-exhaustive embodiments of the present invention will be described with reference to the following figures, wherein like reference numerals refer to like parts throughout the various figures unless otherwise specified.

Figure 1 is a schematic diagram illustrating a computer architecture according to an embodiment of the present invention.

Figure 2 is a schematic diagram illustrating a software configuration comprising a firmware interface according to an embodiment of the present invention.

Figure 3 is flow diagram illustrating a process of loading run-time diagnostic modules to a processing system according to an embodiment of the present invention.

DETAILED DESCRIPTION

Embodiments of the present invention relate to the use of diagnostic procedures through a firmware interface in a processing system. A first physical area of a memory may store one or more diagnostic modules comprising machine-readable instructions for performing one or more diagnostic procedures. A second physical area of the memory may store an operating system capable of initiating execution of the one or more diagnostic procedures through the firmware interface.

Reference throughout this specification to "one embodiment" or "an embodiment" means that a particular feature, structure, or characteristic described in connection with the embodiment is included in at least one embodiment of the present invention. Thus, the appearances of the phrase "in one embodiment" or "an embodiment" in various places throughout this specification are not necessarily all referring to the same embodiment. Furthermore, the particular features, structures, or characteristics may be combined in one or more embodiments.

A "processing system" as discussed herein refers to a combination of hardware and software resources for accomplishing computational tasks. An "operating system" as discussed herein relates to one or more encoded procedures for facilitating communication between application procedures and processing resources of a processing system. Such an operating system may allocate processing resources to application procedures and provide an application programming interface (API) comprising callable software procedures for execution on the processing resources in support of application procedures. However, embodiments of the present invention are not limited in this respect. A "basic input/output system" (BIOS) refers to systems for providing machine-readable instructions ("BIOS routines") to a processing system processor for initializing hardware resources of a processing system.

A "firmware interface" refers to software routines and data structures to enable communication between an operating system and hardware resources of a processing system. Such a firmware interface may define an interface between the hardware resources of a processing system and for one or more or more independently developed operating systems. However, embodiments of the present invention are not limited in this respect and other implementations of a firmware interface may be used. According to an embodiment, BIOS routines may be executed on hardware resources to install the

software routines and data structures of a firmware interface on hardware resources of a processing system and then subsequently install an operating system during a boot sequence. However, embodiments of the present invention are not limited in this respect.

Figure 1 is a schematic diagram illustrating a computer architecture 20 according to an embodiment of the present invention. A central processing unit (CPU) 2 is coupled through a bus 10 to a random access memory (RAM) 4, basic input/output system (BIOS) 6 and a non-volatile memory (NVM) 8 such as a hard disk drive or flash memory device. Devices on the bus 10 may also be coupled to one or more peripheral devices such as a network interface controller (NIC) 14, universal serial bus (USB) 16 and small computer system interface (SCSI) 22 through a bridge 14 and a bus 12. Embodiments of the present invention are not limited to this architecture and other architectures may be used. Also, the busses 10 and 12 may be any suitable communication bus such as a peripheral components interconnection (PCI) bus. However, embodiments of the present invention are not limited in this respect and other busses may be used.

A "diagnostic procedure" as referred to herein relates to procedures executed on a processing system to evaluate a hardware or software subsystem. Such a hardware or software subsystem to be evaluated may comprise portions of the processing system executing the procedure. In the embodiment of the Figure 1, for example, a diagnostic procedure may be directed to evaluating devices and related software subsystems such as, for example, either of the busses 10 or 12, the SCSI 22, NIC 14, NVM 8 and USB 16. However, embodiments of the present invention are limited in this respect. For example, the system to be evaluated by a diagnostic procedure may not be a part of the processing system executing the diagnostic procedure. For example, a diagnostic procedure may be executed to evaluate a device coupled to the processing system through a network. In any case, embodiments of the present invention are not limited in these respects.

A "system memory" of the presently illustrated embodiment may comprise portions of the RAM 4 and NVM 8 to provide memory resources for use during dynamic operation of the processing system. A "diagnostic module" as referred to herein relates to a set of machine-readable instructions for executing one or more diagnostic procedures on a processing system. Such diagnostic modules may be stored in one or more areas of the system memory.

In the illustrated embodiment, the BIOS 6 may comprise a memory for storing BIOS routines to be executed on the CPU 2 during a boot sequence. Execution of the

BIOS routines may initiate the loading of a firmware interface from the BIOS 6 or NVM 8 to the RAM 4, followed by the loading of an operating system from the NVM 8 to the RAM to create an image in the system memory. Following the boot procedure, the firmware interface may provide pointers to locations in the system memory to direct the CPU 2 to execute instructions in the image for performing tasks. However, embodiments of the present invention are not limited in this respect and a firmware interface and operating system may be loaded to a system memory using other techniques.

Such an operating system loaded to the RAM 4 during a boot procedure may comprise, for example, any one of several operating systems for desktop or mobile computers such as, for example, versions of Windows™ sold by Microsoft Corporation, or any one of several operating systems for real-time applications such as, for example, versions of Linux or versions of VxWorks or pSOS sold by Windriver Systems, Inc. However, embodiments of the present invention are limited in this respect and other operating systems may be used.

Figure 2 is a schematic diagram illustrating a software configuration comprising a firmware interface according to an embodiment of the present invention. In the illustrated embodiment, a boot procedure may install a firmware interface such as an extensible firmware interface (EFI) as described in the Extensible Firmware Interface Specification, Version 0.99, April 19, 2000 published by Intel Corporation (hereinafter "EFI Specification"). However, embodiments of the present invention are not limited in this respect and other firmware interfaces may be used.

In the illustrated embodiment, an operating system may communicate with platform hardware 108 through an EFI or interfaces 112 for other services such as, for example, an Advanced Configuration and Power Interface (ACPI), ACPI Specification, Revision 1.0, December 22, 1996, Intel Corp., Microsoft Corp. and Toshiba Corp., and System Management BIOS (SMBIOS), SMBIOS Reference Specification Version 2.3.1, March 16, 1999. However, embodiments of the present invention are not limited in this respect and the operating system may communicate with system hardware using other techniques. EFI runtime services 106 may include diagnostic modules which may be executed in response to the operating system 102 via the EFI.

The platform hardware 108 comprises a system memory 118 which is capable of storing executable images of the operating system 102 and the EFI. In the illustrated embodiment, the EFI runtime services 106 and EFI operating system loader 104 reside in

a first area 116 of the system memory 118 and the operating system 102 resides in a second area 114 of the system memory 118. While Figure 2 shows that first and second areas 116 and 114 of the system memory 118 are contiguous, it should be understood by those of ordinary skill in the art that such areas of memory need not be physically contiguous in the system memory 118. It should be understood that locations internal to the area 116 need not be contiguous in the system memory 118.

According to an embodiment, BIOS routines may load the EFI runtime services 106 and EFI boot services 110 to the system memory 118 separately from a process for loading of the operating system 102. However, embodiments of the present invention are not limited in this respect. The operating system 102 may initiate the execution of the diagnostic modules in the EFI runtime services 106 through a firmware interface. Once loaded to the system memory 118, the operating system 102 may initiate execution of the diagnostic modules

In the illustrated embodiment, an "EFI System Table" may be maintained in conjunction with the firmware interface to provide a reference to EFI run time services 106. The EFI System table may maintain a list of globally unique identifiers (GUIDs) referenced to function pointers. Accordingly, the operating system 102 may retrieve function pointers to the runtime services 106 using the GUIDs. However, embodiments of the present invention are not limited in this respect and pointers to runtime functions may be located using other techniques.

Figure 3 is a flow diagram illustrating a process of loading run-time diagnostic modules to a processing system according to an embodiment of the present invention. In the illustrated embodiment, BIOS routines may include a boot manager for loading EFI drivers as illustrated in the EFI Specification at Section 2.1. The boot manager may install the diagnostic modules at a first area of system memory as illustrated with reference to blocks 202 and 204. However, embodiments of the present invention are limited in this respect and the diagnostic modules may be loaded to the system memory using other techniques. At blocks 202, the boot manager loads one or more diagnostic modules as one or more EFI drivers. The boot manager may load these EFI drivers as illustrated in the EFI Specification in Section 4.5. This may then load the EFI drivers in a first region of the system memory.

At block 204, an EFI_IMAGE_ENTRY_POINT function may identify an event "EVT_SIGNAL_VIRTUAL_ADDRESS_CHANGE" by executing a CreateEvent

function (described in the EFI Specification at Section 3.1.1) for detecting changes in virtual addressing. Upon detection of this event, a function "CallbackFunctionForPointerFixup" may be invoked to account for changes in the virtual addressing of the diagnostic modules in system memory. A configuration table with pointers identifying the locations of the diagnostic modules in system memory referenced by GUIDs may then be created as part of the EFI system table by executing InstallConfigurationTable as described in the EFI Specification at Section 3.8.6. However, embodiments of the present invention are not limited in this respect and other techniques may be used for organizing diagnostic modules in system memory and detecting changes in virtual addressing.

Cloud 206, diamond 208 and block 210 illustrate a process of loading an operating system to a second area of the system memory which may be distinct from the first area of the system memory where the diagnostic modules are to reside. However, embodiments of the present invention are not limited in this respect and other techniques for loading an operating system may be used. At cloud 206, the boot manager may perform additional procedures following installation of the EFI drivers such as, for example, installing an operating system in the system memory through an operating system loader. In the illustrated embodiment, execution of the operating system loader at diamond 208 may invoke a procedure SetVirtualAddressMap for transitioning to a virtual address mode as described in the EFI Specification at 3.7.1. However, embodiments of the present invention are not limited in this respect and an operating system loader in an alternative embodiment may not necessarily perform such a transition to a virtual address mode.

Invocation of the function SetVirtualAddressMap at diamond 208 may generate the aforementioned event EVT_SIGNAL_VIRTUAL_ADDRESS to indicate a transition to virtual addressing mode. This may then invoke the function CallbackFunctionForPointerFixup at block 210 to change the pointers to the diagnostic modules in the configuration table to be consistent with changes in virtual addressing. This may be accomplished by, for example, executing a ConvertPointer function as described in the EFI Specification at Section 3.7.2. However, embodiments of the present invention are not limited in this respect and other methods of accounting for changes to a virtual addressing scheme may be used.

Following completion of installation of the operating system at cloud 212, application programs may then execute a diagnostic module through the operating system and firmware interface at block 214. In the illustrated embodiment, this may be accomplished by calling a StartImage function specifying an EFI_HANDLE in the configuration table pointing to the diagnostic module as described in the EFI Specification at Section 3.4.2. However, embodiments of the present invention are limited in this respect and application programs may execute diagnostic modules through a firmware interface using other techniques.

While there has been illustrated and described what are presently considered to be example embodiments of the present invention, it will be understood by those skilled in the art that various other modifications may be made, and equivalents may be substituted, without departing from the true scope of the invention. Additionally, many modifications may be made to adapt a particular situation to the teachings of the present invention without departing from the central inventive concept described herein. Therefore, it is intended that the present invention not be limited to the particular embodiments disclosed, but that the invention include all embodiments falling within the scope of the appended claims.

CLAIMS

What is claimed is:

1. A method comprising:

in a storage medium, storing one or more diagnostic modules comprising machine-readable instructions for performing one or more diagnostic procedures of a processing system;

hosting an operating system capable of addressing the storage medium,

wherein the operating system is capable of initiating execution of the one or more diagnostic procedures through a firmware interface.

2. The method of claim 1, the method further comprising storing the one or more diagnostic modules in a physically addressable area of a system memory, wherein the operating system is prevented from remapping the machine readable instructions for performing the one or more diagnostic procedures in the system memory.

3. The method of claim 1, wherein the one or more diagnostic modules comprise run-time drivers executable through the firmware interface.

4. The method of claim 1, wherein the diagnostic procedures comprise diagnostic procedures for testing one or more peripheral devices of the processing system.

5. The method of claim 1, the method further comprising:

loading the one or more diagnostic modules to a first physically addressable area of a system memory; and

loading the operating system to a second physically addressable area of memory from a non-volatile memory device.

6. The method of claim 5, the method further comprising loading the one or more diagnostic modules to the physically addressable area of the system memory from a basic input/output system (BIOS).

7. The method of claim 1, the method further comprising:

maintaining pointers in the firmware interface to the diagnostic modules at an addressable portion of the storage medium;

detecting a change in virtual addressing by the operating system; and

converting pointers in the firmware interface in response to the change in virtual addressing.

8. An apparatus comprising:

a processor;

a memory to store data;

logic to store in the memory one or more diagnostic modules comprising machine-readable instructions for performing one or more diagnostic procedures of a processing system; and

an operating system capable of initiating execution of the one or more diagnostic procedures on the processor through a firmware interface.

9. The apparatus of claim 8, the apparatus further comprising logic to store the one or more diagnostic modules in a physically addressable area of the memory, wherein the operating system is prevented from remapping the machine readable instructions for performing the one or more diagnostic procedures in the memory.

10. The apparatus of claim 8, wherein the one or more diagnostic modules comprise run-time drivers executable through the firmware interface.

11. The apparatus of claim 8, wherein the diagnostic procedures comprise diagnostic procedures for testing one or more peripheral devices of the processing system.

12. The apparatus of claim 8, the apparatus further comprising:

logic to load the one or more diagnostic modules to a first physically addressable area of a system memory; and

logic to load the operating system to a second physically addressable area of the system memory from a non-volatile memory device.

13. The apparatus of claim 12, the apparatus further comprising a basic input/output system (BIOS) comprising logic to load the one or more diagnostic modules to the first physically addressable area of the system memory.

14. The apparatus of 8, the apparatus further comprising:

logic to maintain pointers in the firmware interface to the diagnostic modules at an addressable portion of the storage medium;

logic to detect a change in virtual addressing by the operating system; and

logic to convert pointers in the firmware interface in response to the change in virtual addressing.

15. A circuit for initiating a boot sequence for a processing system, the circuit comprising:

logic to store in a storage medium one or more diagnostic modules comprising machine-readable instructions for performing one or more diagnostic procedures of a processing system;

logic to initiate an operating system capable of addressing the storage medium,

wherein the operating system is capable of initiating execution of the one or more diagnostic procedures through a firmware interface.

16. The circuit of claim 15, wherein the circuit comprises a basic input/output system (BIOS) adapted to integrate with the processing system.

17. The circuit of claim 15, the circuit further comprising logic to store the one or more diagnostic modules in a physically addressable area of the storage medium, wherein the operating system is prevented from remapping the machine readable instructions for performing the one or more diagnostic procedures in the storage medium.

18. The circuit of claim 15, wherein the one or more diagnostic modules comprise run-time drivers executable through the firmware interface.

19. The circuit of claim 15, wherein the diagnostic procedures comprise diagnostic procedures for testing one or more peripheral devices of the processing system.

20. The circuit of claim 15, the circuit further comprising:

logic to load the one or more diagnostic modules to a first physically addressable area of a system memory; and

logic to load the operating system to a second physically addressable area of the system memory from a non-volatile memory device.

21. The circuit of claim 20, the circuit further comprising a basic input/output system (BIOS) comprising logic to load the one or more diagnostic modules to the first physically addressable area of the system memory.

22. The circuit of claim 15, the circuit further comprising:

logic to maintain pointers in the firmware interface to the diagnostic modules at an addressable portion of the storage medium;

logic to detect a change in virtual addressing by the operating system; and

logic to convert pointers in the firmware interface in response to the change in virtual addressing.

23. An article comprising:

a storage medium comprising machine-readable instructions stored thereon for:

initiating storage of machine-readable instructions for performing one or more diagnostic procedures of a processing system in a first physical area of a memory; and

initiating storage of machine-readable instructions for executing an operating system for the processing system in a second physical area of the memory,

wherein the operating system is capable of initiating execution of the one or more diagnostic procedures through a firmware interface.

24. The article of claim 23, wherein the storage medium further comprising machine-readable instructions stored thereon for storing the one or more diagnostic modules in a physically addressable area of a system memory, wherein the operating system is prevented from remapping the machine readable instructions for performing the one or more diagnostic procedures in the system memory.

25. The article of claim 23, wherein the one or more diagnostic modules comprise run-time drivers executable through the firmware interface.

26. The article of claim 23, wherein the diagnostic procedures comprise diagnostic procedures for testing one or more peripheral devices of the processing system.

27. The article of claim 23, wherein the storage medium further comprises machine readable instructions stored thereon for:

loading the one or more diagnostic modules to a first physically addressable area of a system memory; and

loading the operating system to a second physically addressable area of memory from a non-volatile memory device.

28. The article of claim 23, wherein the storage medium further comprises machine readable instructions stored thereon for loading the one or more diagnostic modules to the physically addressable area of the system memory from a basic input/output system (BIOS).

29. The article of claim 23, wherein the storage medium further comprises machine-readable instructions stored thereon for:

maintaining pointers in the firmware interface to the diagnostic modules at an addressable portion of the storage medium;

detecting a change in virtual addressing by the operating system; and

converting pointers in the firmware interface in response to the change in virtual addressing.

ABSTRACT

A system and method of using of diagnostic procedures through a firmware interface in a processing system are described. A first physical area of a memory may store one or more diagnostic modules comprising machine-readable instructions for performing one or more diagnostic procedures of a processing system. A second physical area of the memory may store an operating system capable of initiating execution of the one or more diagnostic procedures through the firmware interface.

Atty. Docket No.: 42390.P10200
Express Mail #: EM014066934US

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re the application of:)
)
Nagasubramanian Gurumoorthy, Raul Yanez, Mark J. Sullivan and Javier A. Galindo)
)
For: PROCESSING SYSTEM DIAGNOSTICS)

SUBMISSION OF FORMAL DRAWINGS

Assistant Commissioner for Patents
Washington, D.C. 20231

Dear Sir:

Submitted herewith are Figures 1-3 in connection with the above-identified application.

Respectfully submitted,

BLAKELY, SOKOLOFF, TAYLOR & ZAFMAN LLP

Dated: 11/7/2000

Eric S. Hyman, Reg. No. 30,139

12400 Wilshire Boulevard, Seventh Floor
Los Angeles, California 90025
(310) 207-3800



Figure 1



100

Figure 2



Figure 3